

1911	1912	1913	1914	1915	1916	1917	1918	1919	1920	1921	1922	1923	1924	1925	1926	1927	1928	1929	1930	1931	1932	1933	1934	1935	1936	1937	1938	1939	1940	1941	1942	1943	1944	1945	1946	1947	1948	1949	1950	1951	1952	1953	1954	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967	1968	1969	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319</
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	--------

Sub Δ

10

15

SWA
a3

20

It is an object of the invention to provide a device for testing logic integrated circuits which requires only little additional surface area on the IC to be tested (DUT), that is, without degrading the test performance and without using large test memories.

In the test system there is implemented a test vector generator which is programmable and, therefore, is capable of generating test vectors which are transferred to the DUT. A programmable algorithm is implemented in the test vector generator. The test vectors traverse a logic component to be tested and are transferred to a test response analysis unit. The test response vectors traverse a sequential logic circuit in said test response analysis unit, are compressed and a check sum is formed. The check sum is transferred, by way of a test control block, to the test system in which the check sum is compared with a reference check sum.

The test vectors are generated in real time as in the BIST system, be it now in the test system. The large and expensive memory for the test vectors in the test system is replaced by the programmable algorithmic test vector generator which generates the test vectors. Such a test vector generator includes a processor, notably an arithmetic and logic unit (ALU), and its programming enables the required test vectors to be generated in real time.

The test control block is responsible for the switching over between the various modes. For a test it is necessary to switch over the DUT from the normal mode to the test mode. The test control block controls the switching over of the circuit from a normal mode of operation to a test mode. The test control block then isolates the logic component from a periphery that is not required for a test and controls all control signals and data signals necessary for the transfer of the test vectors from the test system to the DUT and for the transfer of test responses and/or check sums from the DUT to the test system.

The test response analysis unit in a further embodiment of the invention is integrated in the test system together with the programmable algorithmic test vector generator. The programmable algorithmic test vector generator generates, via the processor, test vectors which are transferred to the DUT. The DUT transfers the test response vectors to the test response analysis unit which is included in the test system. The relevant test responses are compressed therein so as to form a check sum which is compared with a reference check sum in the test system.

This implementation has the drawback that integration of the test response analysis unit in the test system leads to a loss of speed. The DUT has to transfer all test response vectors to the test system and requires a corresponding amount of time for this purpose. However, an advantage is achieved in that logic circuits already in existence can be
5 tested by means of such a test system without it being necessary to redesign such circuits.

When the test response analysis unit is implemented in the DUT, ultimately only the check sum will be transferred to the test system by way of the test control block. This has the drawback that fault localization is not possible, because it cannot be deduced why the check sum has been created in its present form. However, if the test response
10 analysis unit is integrated in the test system, the test response vectors are applied directly to the test system after the test vectors have traversed the logic components in the DUT, thus enabling fault localization.

It is a further advantage of the invention that the programming of the test vector generator and its processor readily enables modification of the test vectors. This is not
15 possible in known BIST test arrangements.

The most pronounced advantage of the invention is that the programmable test vector generator is capable of modifying simple test systems so that logic components can be tested by generating pseudo-random test vectors as well as deterministic test vectors.

In the embodiment of the invention as disclosed in claim 2 it is necessary to
20 design the test response analysis unit so as to be included in the DUT.

For the embodiment of the invention as disclosed in claim 4 it is not necessary to design the DUT for the test, because the test response analysis unit is integrated in the test system.

External circumstances determine which of the above alternatives is used for
25 the testing of logic components. In this respect it is to be taken into account how much time is available for the test, whether an additional design is possible for the test response analysis unit, etc.

An embodiment will be described in detail hereinafter with reference to the drawing. Therein:

30 Fig. 1 shows a test system with a test vector memory in accordance with the present state of the art,

Fig. 2 shows a BIST test arrangement in accordance with the present state of the art,

PHCH000018

Fig. 3 shows a DUT with a test response analysis unit and a test system with a test vector generator, and

Fig. 4 shows a test system with a test vector generator and a test response analysis unit.

5 Fig. 1 shows the DUT 1 and the test system 2. The test system 2 includes the test vector memory 3. The test vector memory 3 may very easily reach the size of several megabytes. The DUT includes a logic component 8. The switching-over between the test mode and the normal mode of operation takes place via a test control block 6 which also controls the exchange of control data between the test system and the DUT. The test vectors
10 are transferred via the connections 10 and the test response vectors are transferred via the connections 11.

Fig. 2 shows a known BIST unit which includes a test system. The programmable algorithmic test vector generator 4, the logic component 8, the test control block 6 and the test response analysis unit 5 are implemented in the DUT 1. The test system 2
15 initiates and controls the execution of the test and evaluates the check sum, produced by the DUT 1 and applied to the test system 2, by comparison of this check sum with a reference check sum in the test system.

Fig. 3 shows an implementation of such a test arrangement in accordance with the invention. The IC 1 (DUT) to be tested includes a logic component 8, a test control block
20 6 and a test response analysis unit 5. The test system 2 includes the programmable algorithmic test vector generator 4 which includes a processor 12. The test vector generator generates test vectors and applies these vectors, via the connection 10, to the DUT 1 in which the test vectors traverse the logic component 8. The test response vectors are applied to the test response analysis unit 5 in which they traverse a sequential logic circuit and a check sum
25 is formed. Under the control of the test control block 6 the check sum is applied to a primary input/output of the test IC wherefrom the test system 2 can derive the check sum so as to compare it with a reference check sum, thus enabling a decision to be taken as regards a positive or a negative test result.

Fig. 4 shows a further embodiment of an arrangement in accordance with the
30 invention for the testing of logic circuits. The DUT 1 includes a logic component 8 and the test control block 6. The programmable algorithmic test vector generator 4, the processor 12 and the test response analysis unit 5 are integrated in the test system 2. The test vectors are transferred from the programmable algorithmic test vector generator to the DUT 1 via the connection 10. Therein they traverse the logic component 8. The test response vectors are

PHCH000018

transferred, via the connection 11, to the test response analysis unit 5 in the test system 2 in which the test response vectors are compressed so as to form a check sum. The check sum is compared with a reference checksum, stored in the test system, in order to produce a test result.

- 5 The processor 12 provides the generating of the test vectors in real time as well as the compression of the test response vectors transferred by the DUT 1.

- A Multiple Input Shift Register (MISR) constitutes a hardware implementation of a test response analysis unit. It compresses all outputs into a signature or check sum. This method is also referred to as a Cyclic Redundancy Check (CRC). A further implementation
10 of a test response analysis unit is formed by an adder which forms each time a check sum. The test response analysis unit can also be realized by means of a processor.

- There are several possibilities for generating the result of such a test or the fault indication. The reference check sum, calculated in advance, may be stored in the DUT 1, in which case it is also compared in this DUT 1, and a pass or reject decision is output as a
15 fault decision. It is also possible to store this reference check sum in the test system wherein the comparison is then also performed.

09032006 094704
T0400 982260